Dyumnin Semiconductors

Bus Interconnect Generator.

Generates an protocol agnostic interconnect supporting AXI and OCP Master/Slaves. Interconnect can be Simple, Pipelined, Crossbar. Protocol behavior could vary from Atomic Request+Response to Split Transaction’s Having Independent Address and Data Phases. Built in reorder buffer with configurable depth supports multiple outstanding requests and ensures Data is delivered in order.